Breaker, Faults and Timed Logic Component
Original date created: February 5, 2020
The attached document and examples may be used to model the Breaker, Faults and Timed Logic component.
The Breaker, Faults and Timed Logic component was added to the Master Library at PSCAD v5.0.0.